Cavern.sigma
Welcome to Cavern.sigma
載入中
Software Craftsmanship
秒分時 口巴 2022-01-22
> Not only working software, but also **well-crafted software** Not only responding to change, but also **steadily adding value** Not only individuals and interactions, but also **a community of ... ...(還有更多)
0 則留言
Latex 筆記
石頭吐司 2021-12-29
- tab row padding without affecting matrix row inside - https://tex.stackexchange.com/questions/563115/how-to-add-more-padding-to-table-rows-when-table-has-array-inside-it/563117 - put table side by side - https://tex.stackexchange.com/questions/2832/how-can-i-have-two-tables-side-by-side
0 則留言
[筆記] "most vexing parse" of C++
石頭吐司 2021-12-26
Reference: - https://stackoverflow.com/questions/26007898/error-expression-must-have-a-class-type - https://en.wikipedia.org/wiki/Most_vexing_parse
0 則留言
[筆記] Python readline module
石頭吐司 2021-12-18
`set_completer_delims` ...
0 則留言
LaTeX 常用語法集
張ㄏ襪 2021-11-20
最近開始用 Overleaf 打作業, 想說順便紀錄一下常用的語法或什麼的 當然我記的東西都只是一些皮毛 如果想看專業東西的話可能要去找數學排版菁英群(笑 ...(還有更多)
2 則留言
試下
秒分時 口巴 2021-10-23
阿吧阿吧
11 則留言
[筆記] 在 VSCode 設定 Verilog 開發環境 (Windows)
石頭吐司 2021-10-09
有鑑於 Vivado 的 code editor 實在太難用了 所以移到 VSCode 上來開發 來紀錄一下環境設置 ## 安裝 1\. Extension 先到 [Verilog-HDL/SystemVerilog/Bluespec SystemVerilog](https://marketplace.visualstudio.com/items/mshr-h.VerilogHDL) 去... ...(還有更多)
4 則留言
[筆記] on push tag won't trigger for tag on old commit in Actions
石頭吐司 2021-10-06
> This is by designed. When you tag old commit and push to repository, github will check if event trigger exists on the workflow yaml “AT THE COMMIT”, while not the latest workflow yaml file. >... ...(還有更多)
0 則留言
[筆記] transplant git branch to another base
石頭吐司 2021-09-27
`git rebase --onto [new parent] [old parent] [branch]` Case: ``` -----A (master) ...(還有更多)
0 則留言
猜拳
張ㄏ襪 2021-09-22
![scissors](https://c.ecimg.tw/items/DEAH9SA69277797/000001_1478232783.jpg) ![toast](https://i.imgur.com/HlmuzHQ.jpg) ![promax](https://i.imgur.com/9Sv6V3i.jpg)
2 則留言
<- 上一頁下一頁 ->